Introduction
In the quest for achieving low-power, circuit figure 4 . The fact that the transistors in the NMOS tree for DCSL gates need not be turned off completely is utilized in evaluating inputs with a restricted voltage swing. Figure 5 shows the performance of a DCSL gate with inputs which swing partially. Such circuits would be advantageous in driving logic voltages on lines which are heavily loaded. In the circuit shown GND < Vlo < Vhi < Vee ( Vee and GND are the supply and ground voltages ). The voltage swing on lines is limited to Vhi-VLo.
4 Simulation Results SPICE simulations for the circuits described in this paper were carried out using the MOSIS 1.2p, CMOS process. Results obtained with various tree heights for a parity generator circuit are shown in figure 6 and figure 7. All transistors in the circuits simulated are equally size with width 3/x, except for transistor TI in figure 2 which is of size 6/i. SPICE simulations are carried out using the level three spice model at 27°C. figure 2 has the lowest power consumption while the DCSL circuit in figure 1 has the best delay char¬ acteristics. The power advantage of DCSLis primarily because of the very low internal voltage swings. Internal node voltages in standard CM05gates is of the order of 3.5volts. Internal node voltage swings for the DCSL circuit in figure 1 and figure 2 are of the order of lvolt and 0.3volts, respectively. A plot of the energy delay product shows the merits of the new circuits. Figure 8 indicates 
